Toplevel Project Status (02/06/2014 - 12:09:33) | |||
Project File: | ClockMult.xise | Parser Errors: | No Errors |
Module Name: | Toplevel | Implementation State: | Fitted |
Target Device: | xc9572-7PC44 |
|
No Errors |
Product Version: | ISE 14.7 |
|
No Warnings |
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: | System Settings |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | Thu Feb 6 14:14:01 2014 | 0 | 0 | 0 | |
Translation Report | Current | Thu Feb 6 14:14:06 2014 | 0 | 0 | 0 | |
CPLD Fitter Report (Text) | Current | Thu Feb 6 14:14:07 2014 | 0 | 1 Warning (1 new) | 0 | |
Power Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
ISIM Simulator Log | Out of Date | Thu Feb 6 14:23:53 2014 | |
Post-Fit Simulation Model Report |